
DESIGNING SUPERMICROCOMPUTERS

- 32-bit chip set Buses for supermicros Microcoding
- Intelligent disk controller Advanced graphics chips



BehindTheCover

As engineers well know, there are some expensive work stations with good graphics and many low-cost systems with limited graphics, but little in between.

In that large hole, a two-chip set has sprouted. The subject of our cover, it represents a low-cost—but high-resolution—solution to real-time graphics for engineering work stations. As Adrian Kuzdas, Motorola's systems engineering manager, puts it, "We saw an opportunity and started the development of silicon in 1982, with the goal of keeping the cost down yet providing at least 640 by 500 pixels with a choice of 4096 colors, object handling capability, and the ability to operate at video dot rates of up to 14.2 MHz."

To do that, though, required many tradeoffs, not only to define what features to put on the silicon, but also to determine the best processes and techniques with which to implement the functions. What resulted, according to Pat O'Malley, a principal staff engineer, is one chip implemented with 3- μ m HCMOS; the other, with the company's low-power Schottky process. Together, both

chips boast about 60,000 transistors.

But the technology story doesn't end there. The HCMOS part places a metal silicide coating on top of the polysilicon interconnections to reduce on-chip propagation delays, and the bipolar chip calls upon one of the most advanced oxide-isolated, ion-implantation processes (MOSAIC 1.5). CMOS provided the low power levels required of the controller chip—it is about five times as dense as the bipolar chip—and bipolar technology supplies the drive capability and speed needed to handle the external memory array and video dot speeds.

One of the hardest jobs in developing the chip set, according to Kuzdas, was the long-distance coordination needed to make sure that the bipolar and CMOS design teams—which were located in different cities—worked properly together. To visualize the chips' potential, the usual computer simulation was insufficient, so O'Malley guided the creation of a breadboard—15 large printed circuit boards containing over 1400 ICs.

On top of those, many breadboards had to be built to evaluate customers' requests for software development systems. Without those, O'Malley states, the design team would not have found some potential problems with the original circuit design.

Interestingly, after the first few problems were solved, all the others turned out to be idiosyncrasies of the breadboards—poor wrapped-wire interconnections, poor ground separations, and so on. But these problems helped the team avoid possible problem areas in designing the final silicon.

Design

A two-chip color video display generator creates a wide range of graphics. It works with three popular microprocessors and can be configured with a variety of dynamic RAMs.

Graphics chip set paints a broad spectrum

Spanning video graphics applications from complex personal computers and engineering work stations to simpler systems, a chip set that generates video displays gives designers a hardware tool for a full range of graphics performance. The pair produces text and graphical information for computeraided design and word processing, as well as for education and entertainment.

The set operates with any of three popular microprocessors—the M6809E, M68008, and M68000. Moreover, it accommodates up to 1 Mbyte of industry-standard dynamic RAM. The Raster Memory System, or RMS, as it is known, is also highly programmable. A designer starts by defining a hardware system and then proceeds to choose the


appropriate video mode. Once the hardware is selected, it varies little from one application to another. Improvements in performance result instead from the microprocessor employed, and amount of memory available, and the level of sophistication of the system software.

The RMS comprises the MC68486 Raster Memory Interface and the MC68487 Raster Memory Controller. The chip set operates with a variety of CRTs. In a low-end system, in which the horizontal resolution is between 32 and 40 characters/line, it can run a conventional television receiver. In more advanced systems, it can generate from 64 to 80

characters/line to fully take advantage of the higher resolution of color monitors.

The chip set generates both the PAL and NTSC video timing standards for a 50- or 60-Hz field-refresh-rate. The maximum vertical resolution for the former is 500 lines; for the latter, 400. Table 1 lists the range of vertical and horizontal combinations that are possible with the system.

The raster memory system always operates in color. Although it can generate 4096 hues, a programmer cannot use all of them at the same time. Generally, a set of 32 colors is selected from the total palette. A special memory, called a color mapping RAM (CMR) makes it possible to select colors without any restrictions. Among its many features,




W. Frank Carleton, Senior Staff Engineer Pat O'Malley, Principal Staff Engineer Motorola Inc., Information and Display Systems Engineering 5005 W.McDowell Rd. Phoenix, Ariz. 85008

the RMS can be combined with another video source to create more complex images than the chip set can create alone. Among the sources that can be linked to the system are a video disk, broadcast video, or any other supply of compatible video—including a second RMS. A mechanism within the RMS allows it to be synchronized to other sources using a minimum of hardware. This ability allows RMS-generated images to overlay those from an external source.

No glue required

An important benefit of the approach is that the hardware required to build a microprocessor-based video system consists almost entirely of LSI devices.



1. Clock generation, dynamic RAM timing, address multiplexing, and device-selection decoding are some of the functions supplied by the raster memory interface chip. The high-speed bipolar device links external components to the raster memory system.

Very few SSI, or glue, chips are needed. The major elements of such a system are the microprocessor, the chip set, one to four banks of dynamic RAM, and a video interface. If necessary, a ROM and I/O chips can be easily added.

Several features are supplied to ease the designer's task. The master oscillator, for example, generates clock signals for the system, the microprocessor, and most of the peripherals. Chip-selection decoding is also simplified since the RMS can decode addresses other than its own. By adding a 3-to-8-line decoder, it is possible to generate chip-selection signals for the system and for seven other devices. What's more the RMS can deliver microprocessor handshaking signals for many of those peripherals in 68000-based configurations.

RAM requirements are simple to manage because the dynamic RAMs are truly a joint resource of both the microprocessor and the display-generator system. The latter serves as a dynamic RAM controller to make possible transparent refresh without additional components.

In the chips

Figure 1 shows the block diagram of the raster memory interface, a bipolar digital device fabricated with the MOSAIC 1.5 μ m process. That technology combines the performance of advanced low-power Schottky with the circuit density needed for an LSI device. The chip generates the clock signals for the entire system, drives the microprocessor clocks, and supplies the dynamic timing and subcarrier signal for composite video. It also furnishes the microprocessor handshaking signals, such as DTACK, required by the 68000 family.

The raster memory interface is responsible for interfacing with the various dynamic RAMs that the system can employ. It multiplexes addresses from the raster memory controller and from the microprocessor into row and column addresses for the the dynamic memory. The Row Address Strobe and Column Address Strobe (RAS and CAS) timing signals are generated by the memory interface as well. No external buffers are needed, even with up to four banks of RAMs. The bipolar chip generates several types of memory cycles, depending on the amount of data that must be returned from a memory access. Page- and nibble-mode cycles are used to maximize the memory bandwidth, thus allowing for a high data throughput.

The raster memory controller, shown in Fig. 2, is a VLSI chip fabricated using Motorola's HCMOS process. It generates the addresses of the data that produces the video signal and processes data received from the dynamic RAM into video signals. All of the circuitry for generating the video timing

Table	1. RMS	video-screen	resolution
	С	ombinations	


Vertical resolution (pixels)	Horizontal resolution (pixels)				
	256	320	512	640	
192	None	None	Color limit	Color limit	
200	None	None None	Color limit	Color limit	
210 240	None 50 Hz	50 Hz	50-Hz color limit	50-Hz color limit	
250	50 Hz	50 Hz	50-Hz color limit	50-Hz color limit	
384	Interlace	Interlace	Interlace color limit	Interlace color limit	
400	Interlace	Interlace	Interlace color limit	Interlace color limit	
420	Interlace	Interlace	Interlace color limit	Interlace color limit	
480	50-Hz interlace	50-Hz interlace	50-Hz interlace color limit	50-Hz interlace color limit	
500	50-Hz interlace	50-Hz interlace	50-Hz interlace color limit	50-Hz interlace color limit	

signals is contained on the controller. The X bus delivers microprocessor address information to the chip, but it also passes video display addresses to the memory interface. The latter accesses the dynamic RAMs using the controller-supplied addresses, but the data is received at the controller.

The controller connects directly to the dynamic RAM and microprocessor buses. In many systems, it provides the separation between the buses. That separation is required because there are both microprocessor and display data present on the dynamic RAM bus at different times. Only microprocessor data, however, is permitted on the microprocessor data bus.

Down memory lane

Since the system works with several types of dynamic RAMs, a designer can select the memory based on the amount of storage needed, which can be as low as 16 kbytes or as high as 1 Mbyte. The dynamic RAMs that can be used are organized as 16k by 1, 16k by 4, 64k by 1, and 256k by 1. To ensure



2. The raster memory controller, an HCMOS device, generates all display addresses using data fetched from the system's dynamic RAM. From this data, the controller creates the bit-plane and list modes.

proper operation, the system requires a memory with a 150-ns access, which starts from the time a RAS is initiated.

The memory must be organized in byte-wide banks, and the system can work with one, two, or four such banks. With a single bank there will be a loss in performance because the data throughput rate will be lower. In addition, systems that use the 68000 must employ either two or four banks to properly support that microprocessor's 16-bit data bus.

The dynamic RAM is shared by the microprocessor and the video display, so it does not serve solely as a display buffer. Thus the microprocessor is guaranteed fast and regular accesses to the memory. In a form of time-division multiplexing, it is possible to execute programs stored in one section of the RAM while using another section as a display buffer.

A basic memory cycle is approximately 1 μ s in duration. During that time, both the micro-


processor and the display process have an opportunity to access the RAM. Microprocessors such as the 6809E and 68008 are allowed to read or write one byte during the cycle. A 68000 can read or write either a byte or a 16-bit data word in that period.

A microprocessor's access to the memory takes about 300 ns, with the remainder of the time devoted to the display process. Since the video-display refresh usually proceeds sequentially through memory, the system makes extensive use of its page and nibble modes to obtain as much data as possible during the memory cycle.

Fetch and carry

The video process can fetch up to four bytes during its portion of the cycle. After raw data has been called from the RAM, it will be processed until it emerges as RGB (red, green, and blue) video signals suitable for the CRT.

Regardless of the microprocessor chosen, the



3. A personal engineering computer can be designed around a 16-bit 68000 microprocessor and the raster-memory chip set. The system handles up to 1 Mbyte of dynamic RAM directly and requires relatively few glue chips because most connections are handled by the interface chip.

basic structure of the video system remains the same. There will be some difference in the glue chips needed for each device.

Figure 3 illustrates a video-display system based on a 68000. The microprocessor's address bus, in conjunction with its upper data strobe and lower data strobe lines (UDS and LDS), provides a 16-Mbyte addressing range, but the system's entire RMS memory map occupies just 1 Mbyte. Normally, the four most significant bits of the microprocessor address are decoded to generate the chip selection signals for the 1-Mbyte memory. The remaining 19 lines, plus the UDS line, are connected to the system's X bus through three 74ALS257 multiplexers. That allows 20 bits of the microprocessor address to drive the chips in a time-division multiplexed scheme that employs only 10 pins.

In addition to its 16-bit data bus, the 68000 has a 24-bit address and a 32-bit internal architecture. The system works with the 8-MHz version of the 68000, for which it furnishes a 7.95-MHz clock. However, since the M68000 and the system interface asynchronously, it is possible to use faster versions of the microprocessor when higher performance is needed. In such systems, a designer must supply an

Table	2. C	hara	cter	attributes
of	the	bit-p	lane	mode

of the bit-plane mode		
Attributes	Description	
Flashing	The foreground part of a character alternates between the foreground and background color at a specifiable rate.	
Underling	Alphanumeric characters are displayed with an underline.	
CMR offset	Specifies the region within the color-map RAM from which the character's colors are selected.	
Inverting	The foreground and background colors are reversed.	
Double height	The character height is doubled.	
Double width	The character width is doubled.	
Color	Combined with the CMR offset to specify the CMR locations from which the foreground and background colors are displayed.	
Color/ resolution	The character is displayed at half resolution with twice the number of colors.	
Separation	Each of the blocks within a mosaic character is surrounded by the background color, thus separating the blocks displayed.	
MOSAIC 4/6	Selects between 4 and 6 blocks within each mosaic character.	
Collision enabling	Allows a collision between a fixed object and a true object to be reported to the microprocessor.	
Priority	These bits assign a display priority to fixed objects so that a true object can pass in front of or behind a fixed object to give the illusion of depth.	
Shading	Allows the color of a true object to change when it passes in front of a fixed object with its shading attribute set. It can be used to give the illusion of passing through shade.	
Color collision	These bits allow parts of a fixed object to be affected by the collision, priority, and shading attributes while other parts remain unaffected.	

external microprocessor clock. Accesses to the system or to the dynamic RAM, though, will occur at normal RMS speeds.

Getting the picture

As the RMS generates a picture, data is pulled in from the memory and used to create pixels, which are 5-bit values in the system, but not associated with any color until they reach the final stages of processing. In those stages, the values are used to address the 32-word color mapping RAM. The contents of each 16-bit word define a color. Twelve of the bits—4 bits each for red, green, and blue can be programmed directly by the microprocessor.

The color mapping RAM is a powerful tool for controlling a video screen. In some applications, it creates many subtly different shades of the same color. In others, it generates a set of widely divergent colors.

Another important tool of the system is its socalled virtual screen, which comes into play when a picture will not fit on the screen without being compressed to the point that important details are lost. This is a common problem in spreadsheets, games, and certain CAD applications. In conventional video graphics systems, the programmer must store a large, complete picture in one section of memory. Subsets of the picture are then transferred to the screen-refresh buffer to create the desired display. That technique allows an operator to pan through the large picture, concentrating on individual sections. The problem is that each time the operator changes his point of view, large amounts of data must be moved from one part of the video memory to another. The time required for that move is dead time, and it quickly frustrates the operator.

The RMS eliminates that difficulty by supporting a virtual screen in hardware. A programmer defines its height and width using a few system control-registers. A number of screen sizes are possible, ranging from the same size as the display to tens of times larger in both the horizontal and the vertical dimensions.

Using a second set of registers, a programmer selects the size of the displayed screen. A third set of registers controls where the displayed screen starts inside the virtual screen. In that way, an operator can pan to various parts of the display without forcing the microprocessor to move any screen data. Changing an entire screen takes just a few milliseconds.

Fits many computers

The system has features that allow the same program to run on a variety of computers. For example, assume that a designer creates a diagram on his

engineering work station's high-resolution monitor. He or she then wants to display it on a home computer, which uses a low-resolution color television. If the virtual screen is defined identically for both computers, the same data base can be used. With the system, the resolution of the displayed screen can be tailored to that of the CRT, so that less of the original drawing can be viewed at one time on the home computer. All other display functions, however, remain the same.

Panning is linked with the ability to scroll the display screen. Scrolling controls in the system are more sophisticated than those available with other display-generator hardware. The RMS offers horizontal and vertical pixel-by-pixel scrolling for all types of screens. Smooth scrolling allows more accurate positioning of information and is easier for an operator to follow.

Two options are available when scrolling causes

the display to reach the end of the virtual screen. The first, called wraparound scrolling, uses the virtual screen as a toroid. That is, if scrolling proceeds in one direction long enough, it eventually returns to the starting point. The second, treats the virtual screen as a rectangle. When the edge of the virtual screen is reached, the system automatically fills the off-screen locations with a constant.

The system has two user-selectable operating modes, bit-plane and list. In addition, true objects are always available. In the first mode, the system retrieves data from memory and converts it directly to pixel data. As each byte is received, it is broken down into several pixel-sized pieces. A programmer can select the number of bits used to define each pixel—with 1, 2 or 4 bits/pixel. That, in turn, determines the maximum number of colors that can be displayed simultaneously. For example, 1 bit/pixel permits two colors, 2 generates four colors, and 4



4. This scene, created in the bit-plane mode, illustrates the realism and high resolution possible with the raster memory system. The picture is formed by digitizing the Red, Green and Blue output signals from a color TV camera.

supports sixteen colors.

The bit-plane mode is very powerful because the data that define each pixel is completely independent of all other pixels. Thus a programmer is free to draw any shape without concern for interactions among pixels. Its disadvantage lies in the fact that it requires a large amount of data to draw a screen, which can have a negative impact on the application in terms of the memory requirements and execution time. Figure 4 illustrates a type of bit-plane display that the system can produce. The scene was created by digitizing the output of a color TV camera and converting the data into RMS-compatible bit-plane memory. The resolution is 256 by 200 pixels, using 4 bits/pixel.

Making a list


In general, list mode has an advantage over the bit plane in that less memory is needed. Its disadvantages are that flexibility is lost due to interaction between pixels, and more planning is required to generate a drawing because memory is not contiguous. List mode can be thought of as an indirect mode. That is, the first data fetched from memory does not define the pixel pattern that will be ultimately displayed. Rather, it serves as an address to point the system towards a memory area

where the pixel pattern is stored. This indirect technique works well when pixel patterns are well defined, such as with text.

Three different types of characters are supported in list mode: alphanumeric, mosaic, and redefinable. Alphanumeric-character patterns are stored in a ROM on the raster memory controller, which is invisible to the microprocessor. Patterns are automatically selected by the hardware when required. Since text is a major application of list mode, the pixel-pattern blocks that appear on the screen can be thought of as character locations. A character is either 8 or 16 pixels wide and user programmable. Also programmable is character height, with options of 8, 10, 12 and 16 scan lines available.

The major advantage of the list mode over the bit plane is the availability of a variety of attributes that can be specified for each character (Table 2). Clearly, the comprehensive list of attributes provides a substantial number of special features to be used to enhance the characters and make them more meaningful.

A sophisticated microcomputer such as a 68000-based personal engineering computer represents the upper limits of the chip-set's capabilities in a general-purpose application. The basic requirements of such an application are to maximize the



5. Multicolored comprehensive and detailed bar and pie charts are readily handled by the system.

throughput of the microprocessor and the system RAM. Thus the 16-bit 68000 is selected as the microprocessor. The system supports a full megabyte of RAM—four banks of 256 kbytes each—which should be adequate for the engineering machine. If additional memory is necessary, its address decoding, chip selections, and refresh circuitry must be provided with external components.

Size and speed

It is unlikely that the design will require either a faster version of the microprocessor or additional dynamic RAM. Such improvements are needed only in special applications having exceptionally large memory requirements or carrying out intense computations. Since the video-memory manipulation capabilities of the system substantially reduce the microprocessor's overhead tasks, there is little need for extreme processor speed or massive storage.

The block diagram of the personal engineering computer (Fig. 3, again) shows that relatively few glue chips are needed because the RMS provides microprocessor handshaking and chip selection for peripheral devices. The key handshaking signal is Data Transfer Acknowledge (DTACK). When it goes high, the 68000 knows that the device it is communicating with has either read the data it put on the bus for a write operation or has put data on the bus for the 68000 to read. It is the designer's choice to have the raster memory system generate DTACK for all or for some of the system peripherals. The only requirement is that the peripheral be fast enough to respond to DTACK within the time frame allotted by the system. Any device that does not use the handshaking signals must either inform the 68000 that it is a 6800 family member and intends to handshake in a synchronous manner or must furnish its own DTACK to the processor.

The remaining interface lines between the 68000 and the system are straightforward. If the microprocessor uses the system-generated clock, it must be connected from the memory interface chip. Likewise, Address Strobe (AS), Upper Data Strobe (UDS), Lower Data Strobe (LDS) and Read/Write (R/W) connect to the 68000 from the interface. The AS line is a handshaking signal that indicates to the system that the address on the processor bus is valid and that the processor is ready to initiate a machine cycle. UDS and LDS serve two functions: The processor uses them to indicate whether the current cycle involves the high-data byte, the lowdata byte, or both, of a 16-bit transfer. The UDS and LDS bits are also used by the interface chip as part of the asynchronous interface with the 68000 to indicate that the current processor cycle has ended. R/W connects to both chips to indicate whether the current cycle is a read or write.

Connecting a dynamic RAM and microprocessor to the system is more difficult with the 68000 than with an 8-bit processor because the RAM and processor buses must be separated, except at specific times. The memory controller's two 8-bit ports need help to accomplish that separation, which comes in the form of four 74ALS logic devices: two 74ALS374 8-bit latches and two 74ALS244 8-bit buffers. The latches hold RAM data during a processor readcycle and go into a three-state mode for the rest of the time. The buffers drive the processor during a write cycle and are otherwise in three-state mode.

The RMS can generate interrupts to the 68000. The interrupt (INT) line normally runs from the controller to the encoder chip whose outputs are connected to the 68000's interrupt inputs. That means that the system's interrupt priority level is selected in hardware.

Memory accesses from the 68000 to the system or to the dynamic RAM cannot occur at the maximum speed of the processor. The RMS adds two wait states (250 ns each) to every processor memory access. This is a restriction, but not severe enough to justify its elimination, which would require the use of expensive, high-speed memory components.

System operates synchronously

Another restriction on processor throughput results from the fact that the system operates synchronously to maintain a steady stream of video information to the screen, which in turn means that processor accesses are permitted only at specific times. Since the length of cycle closely matches with most 68000 memory fetches, the processor spends little or no time waiting for the bus. However, the processor will at times request data at an instant that the system is unable to provide it. In that case, the processor must wait in the same manner as it would when accessing a 6800 family peripheral, although not as long.

Figure 5 illustrates a detailed bar and pie chart in color. The pictorial block diagram was created at a resolution of 320 by 210 pixels and with 16 colors. This could be just a small part of a complete set of charts; scrolling would allow a user to view other parts throughout the virtual screen. It is possible to produce figures and charts with higher resolutions, 640 by 400 pixels. That would provide much greater detail, although the number of colors would be reduced to four.□

For additional technical information please call Ed Derzawiec at (602) 962-2252 or Naji Naufel at (512) 928-7419

For literature, prices and availability contact your Motorola Semiconductor Sales office.



MOTOROLA

Semiconductor Products Inc.

P.O. BOX 20912 • PHOENIX, ARIZONA 85036 • A SUBSIDIARY OF MOTOROLA INC.